Western Digital SweRV Core EHX1 is a 32-bit, 2-way superscalar, 9-stage pipeline core, originally designed to be used inside the firms data storage own products. Currently at version 1.1, it is ...
Western Digital has announced that it's completed work on its Swerv RISC-V CPU core and has published the register-transfer level (RTL) abstraction of the design. Publishing the RTL code allows other ...
CHIPS Alliance aims to ease RISC-V design and deployment Your email has been sent The Linux Foundation and RISC-V Foundation, alongside industry partners such as Google and Western Digital, are ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results